

(12) UK Patent Application (19) GB (11) 2 290 166 (13) A

(43) Date of A Publication 13.12.1995

(21) Application No 9511567.1

(22) Date of Filing 07.06.1995

(30) Priority Data

(31) 94013121

(32) 10.06.1994

(33) KR

(51) INT CL⁶
H01L 21/3213

(52) UK CL (Edition N)
H1K KHAAB K4C3G K4C8 K4F16 K4F26 K4G3Y

(56) Documents Cited

GB 2279498 A EP 0545602 A1 US 5232871 A
US 4994410 A
JAPIO Abstract Accesion No 01969842 & JP61-183942
(FUJITSU) 16.8.86 SEE ABSTRACT

(58) Field of Search

UK CL (Edition N) H1K KHAAB
INT CL⁶ H01L
Online: WPI

(71) Applicant(s)

Samsung Electronics Co Limited

(Incorporated in the Republic of Korea)

416 Maetan-dong, Paldal-gu, Suwon-City,
Kyonggi-do, Republic of Korea

(72) Inventor(s)

Sangin Lee

Sun-Ho Ha

(74) Agent and/or Address for Service


Elkington and Fife

Prospect House, 8 Pembroke Road, SEVENOAKS,
Kent, TN13 1XR, United Kingdom

(54) Wiring structure and method of manufacture

(57) A wiring structure of a semiconductor device buries an aperture, for example, a contact hole or via hole. The wiring structure includes a semiconductor substrate (31), an insulating layer (35) formed on the semiconductor substrate and having an aperture formed therein, a diffusion barrier film (37) formed on the inner sidewalls of the aperture and which has a smooth surface without having grain boundaries made of a refractory metal or refractory metal compound, and a metal layer (41) formed on the diffusion barrier film. The metal layer formed on the smooth sidewalls of the diffusion barrier film is made of a uniformly and continuously formed aluminum film having an excellent step coverage. Accordingly, the method for forming the wiring structure effectively buries a contact hole having a high aspect ratio and enhances the reliability of a manufactured device. The refractory diffusion barriers is rendered smooth by plasma irradiation step.

FIG. 6D



BEST AVAILABLE COPY

GB 2 290 166 A




FIG. 1(PRIOR ART)**FIG. 2(PRIOR ART)****FIG. 3(PRIOR ART)**



FIG. 4(PRIOR ART)**FIG. 5**

FIG. 6A




FIG. 6B




FIG. 6C





FIG. 6D



418

FIG. 7A




FIG. 7B





FIG. 7C



5/8

FIG. 8A




FIG. 8B





FIG. 8C



618
FIG. 9A




FIG. 9B





FIG. 9C



7/8

FIG. 10A




FIG. 10B




FIG. 10C




FIG. 11





FIG. 12



8/8

WIRING STRUCTURE OF SEMICONDUCTOR DEVICE
AND METHOD FOR MANUFACTURING THE SAME

5

The present invention relates to a method for manufacturing a semiconductor device, and more particularly, to a wiring structure of a semiconductor device for burying an aperture such as a contact hole or a via hole and a method for manufacturing the same.

Generally speaking, the most crucial part in the manufacturing process of a semiconductor device is the wiring, because the operating speed, yield and reliability of the device are all determined by the wiring method. The step coverage of a metal is not a significant problem in a conventional semiconductor device having low integration. However, recently, higher integration levels have resulted in extremely small contact holes (i.e., diameters of one half micron or less) and very thin impurity injection regions in the semiconductor substrate. Using conventional aluminum wiring methods, it is difficult to fill a contact hole smaller than $1\mu m$, so that a void may be formed in the contact hole, and this lowers the reliability of the metal wiring layer.

In an early stage of manufacturing a semiconductor device, a metal wire layer is formed on a silicon substrate by using pure aluminum. However, as temperature increases in a subsequent sintering stage, the formed aluminum layer

absorbs silicon atoms from the substrate, which generates junction (Al) spiking. Therefore, Al-1%Si (aluminum-supersaturated with silicon) has been widely used as the material of the metal wire layer.

5 However, when the wiring of a semiconductor device is formed using Al-1%Si, silicon is extracted from the aluminum film during heat treatment at a temperature exceeding 450°C, thus forming a silicon residue. In addition, a Si-nodule is formed in a contact hole through
10 the solid-phase epitaxial growth of silicon atoms, thereby to increase the wiring resistance and contact resistance.

15 To prevent the above Al spiking, the generation of silicon residue and the Si-nodule due to an interaction between a metal wire layer and a silicon substrate, a diffusion barrier film is formed between the wire layer and silicon substrate or between the wire layer and an insulating layer. For example, a method for forming a titanium nitride (TiN) film as a diffusion barrier film on an inner wall of a contact hole is disclosed in U.S. Patent
20 No. 4,897,709 by Yokoyama et al. In addition, a technique where a double film consisting of a refractory metal (Ti) film and a TiN film is formed and heat-treated as a diffusion barrier layer, and a titanium (Ti) layer interacts with a semiconductor substrate to thus form a refractory metal silicide layer consisting of thermally stable compounds in the bottom of a contact hole connected to the semiconductor substrate, thereby to enhance a barrier effect, is disclosed in Japanese Laid-open
25

Publication No. 61-183942. In general, such a diffusion barrier film is annealed in a nitrogen atmosphere. If the diffusion barrier film is not annealed, junction spiking occurs when aluminum or an aluminum alloy is sputtered at 5 a temperature exceeding 450°C or when sintering is performed, which is not desirable. In addition, a TiN or TiW film is employed as the diffusion barrier film. A microstructural defect that cannot completely prevent the diffusion of aluminum or silicon at a grain boundary exists 10 in the TiN or TiW film.

In addition, a method for blocking a diffusion path at a grain boundary by employing an oxygen stuffing method has been proposed (see: pp375-382 of "Effects of Oxygen on Reactively Sputtered TiN Films" by J.B. Stimmel and B.N. 15 Mehrotra, in *Tungsten and Other Refractory Metals for VLSI Application III*, 1988). In general, when TiN is deposited and exposed to the ambient atmosphere, the exposed TiN is mixed with a small amount of oxygen in the atmosphere, thereby to increase a diffusion barrier effect. This is 20 called a stuffing effect. In more detail, Stimmel and Mehrotra teach that oxygen exists in oxide form at a surface of barrier metal and at a grain boundary as well, which explains a stuffing effect.

However, a contact resistance may increase if a 25 barrier layer formed by depositing Ti or TiN is exposed to the atmosphere, or if the TiN is deposited by mixing with oxygen, or if TiN is annealed at a nitrogen atmosphere mixed with oxygen. Accordingly, the barrier characteristic

of a TiN film changes depending on the duration of atmospheric exposure, the amount of oxygen inflowed during deposition, the amount of oxygen in annealing, and the temperature. Annealing of the barrier layer is performed at 5 a temperature of 450°C to 550°C under a N₂ atmosphere for 30-60 minutes, which is known as an optimum condition.

However, the oxygen stuffing effect introduced when a diffusion barrier film is annealed causes oxidation of the surface of the diffusion barrier film, and thus causes 10 problems such as contact characteristics when a contact hole is buried by using aluminum in the subsequent process. Thus, the oxygen stuffing effect degrades reliability of a semiconductor device. To suppress this degradation, method for inserting a wetting layer for improving wettability of 15 the metal layer and method for burying a contact hole after forming a silylation layer and hydrogen-treating are proposed.

In another method, Si or O₂ is ion-injected after a TiN layer, i.e., barrier layer, is heat-treated in order to 20 enhance wettability between the barrier metal and aluminum wiring and to enhance a wiring quality and yield (Japanese Laid-open Publication No. 88-176035 by Higatta Masafumi).

In yet another disclosure, in the case where Ti is deposited in advance to an aluminum sputtering and a high 25 temperature aluminum is subsequently deposited so as to fill a via hole whose size is 0.5μm and aspect ratio is 1.6, a filling-up effect decreases if Ti is thin (see: VMIC 170-176, 1991). However, as the size of a contact hole

becomes smaller, i.e., below $0.5\mu\text{m}$, the contact hole is not completely filled or a void is generated in the contact hole, to thereby degrade reliability.

FIGs. 1-3 of the accompanying drawings are section views showing a conventional aperture (contact hole) buried wiring structure, wherein various problems which may arise in filling a contact hole are exemplified. First, an impurity diffusion region 4, which will become a source/drain region, is formed on a semiconductor substrate 2. Then, an insulating layer 8 having a contact hole 6 for partially exposing the surface of impurity diffusion region 4 is formed on the resultant structure. (Here, for the convenience of explanation, a gate electrode in MOS structure is not shown.) A titanium layer as an ohmic contact layer (not shown) and a TiN layer 10 as a diffusion barrier layer are sequentially formed on the inner sidewall surface of contact hole 6, on impurity diffusion region 4 exposed by contact hole 6 and on insulating layer 8. In addition, an aluminum layer 12 for filling contact hole 6 is formed on TiN layer 10.

Meanwhile, the above-described contact hole buried wiring structure can be manufactured as follows.

First, a field oxide film (not shown) is formed on semiconductor substrate 2 by a common local oxidation of silicon (LOCOS) method, and an impurity is deposited on semiconductor substrate 2 between the field oxide films, to thereby form impurity diffusion region 4 for forming a source/drain region. Then, an insulating material, for

example, silicon oxide (SiO_2), is deposited on the resultant structure by a common chemical vapor deposition (CVD) method, thereby forming insulating layer 8. Then, a photoresist pattern (not shown) for forming contact hole 6
5 is formed on insulating layer 8 which is then etched until impurity diffusion region 4 is exposed, using the photoresist pattern as an etching mask, thereby to form aperture 6. Then, titanium is deposited to a thickness of 300Å to 900Å by a sputtering method on the inner sidewall
10 surface of aperture 6, on impurity diffusion region 4 exposed by aperture 6 and on insulating layer 8, to thereby form the ohmic contact layer. Sequentially, the diffusion barrier layer (layer 10) is formed on the Ti layer to a thickness of 600Å to 2000Å by a sputtering method. Aluminum
15 is deposited on the resultant structure by a sputtering method, to thereby form aluminum layer 12 for buring aperture 6.

In the above-described conventional contact hole buried wiring structure and a method for manufacturing the same, a Ti layer (i.e., ohmic contact layer), a TiN layer
20 10 (i.e., diffusion barrier layer), and an Al layer 12 are formed by mainly a sputtering method. However, deposition by a conventional sputtering method causes a void 14 as shown in FIGs. 1 and 2, as the aspect ratio of the contact
25 hole increases, thereby degrading the reliability of a manufactured device. Also, according to the conventional technique, the step coverage of an aluminum layer is poor, as shown in FIG. 3, so that wiring shorts tend to occur.

Thus, reliability of the device is degraded.

FIG. 4 of the accompanying drawings illustrates an initial nucleation of an aluminum film when aluminum is deposited on the diffusion barrier film shown in FIGS. 1-3, and includes an enlarged view of the sidewall portion showing the initial nucleation. Here, a reference numeral 10 denotes a TiN layer, 10a denotes a TiN grain, 12 denotes an aluminum layer, and 12a denotes an aluminum grain. A characteristic of the TiN layer formed in the inner sidewalls of an aperture and a surface morphology of an aluminum layer will be explained with reference to FIG. 4.

Since the surface of the TiN layer formed on the inner sidewall surface of an aperture is structurally perpendicular to the target when deposition is performed, the relatively small amount of sputtered atoms are deposited. Such tendency occurs obviously when a collimation technique is employed. In addition, since TiN is apt to grow in the <111> direction, columnar grains 10a are formed.

Meanwhile, in general, a TiN layer obtained by a sputtering method or CVD method is not amorphous. Therefore, the inner sidewalls of the contact hole where relatively few sputtered atoms are formed has a rough surface. Accordingly, an initial deposition characteristic of an aluminum atom formed on the rough diffusion barrier film is poor. In other words, a nucleation of aluminum around the relatively large TiN grains does not occur uniformly, and the aluminum is deposited unevenly and

discontinuously as shown in the enlarged view. Therefore, even though heat treatment is performed by depositing aluminum in a contact hole during a subsequent process, a void is generated, and generation of such a void becomes easier in a contact hole having a high aspect ratio. Thus, reliability of a semiconductor device is degraded.

Accordingly, it is an object of the present invention to provide a wiring structure of a semiconductor device having a diffusion barrier film enabling effective burying 10 of a contact hole having a high step.

It is another object of the present invention to provide a method for suitably forming a wiring structure of a semiconductor device provided with a diffusion barrier film having a smooth surface.

According to one aspect of the present invention, there is provided a wiring structure of a semiconductor device comprising: a semiconductor substrate; an insulating layer formed on the semiconductor substrate and including an aperture formed therein; a diffusion barrier film which has a smooth surface formed through a plasma irradiation on both sidewalls of the aperture, and a metal layer formed on the diffusion barrier film.

In embodiments of the present invention, the diffusion barrier film consists of a refractory metal or a refractory metal compound. Specifically, the refractory metal may be Ti and the refractory metal compound may be TiN. In addition, the aperture is a contact hole for exposing an impurity diffusion region of the semiconductor substrate or

a via hole for exposing a lower conductive layer. The metal layer may be formed of aluminum or aluminum alloy.

According to another aspect of the present invention, there is also provided a wiring structure of a semiconductor device comprising: a semiconductor substrate; an insulating layer formed on the semiconductor substrate and including an aperture formed therein; a diffusion barrier film which has a smooth surface formed through a plasma irradiation on both sidewalls of the aperture; and a metal layer buried in the aperture where the diffusion barrier film is formed.

According to a further aspect of the present invention, there is provided a method for forming a wiring structure of a semiconductor device comprising the steps of: forming an insulating layer on a semiconductor substrate; forming an aperture on the insulating layer; forming a diffusion barrier film on the insulating layer, on the substrate exposed by the aperture and on the inner sidewalls of the aperture; plasma irradiating the surface of the diffusion barrier film formed on the inner sidewalls of the aperture; and forming a metal layer on the plasma-irradiated diffusion barrier film.

In the method of the present invention, plasma is employed for smoothing the surface of the diffusion barrier film. The plasma can be formed by an electron cyclotron resonance (ECR) plasma using an inert gas, an RF plasma device or a magnetron-enhanced plasma device. Specifically, a plasma processing effect can be enhanced by adding

hydrogen to the inert gas.

In addition, the metal layer can be formed by a chemical vapor deposition (CVD) method, and a heat treatment can be further performed after the step of forming the diffusion barrier film. In addition, a step of performing a heat treatment to bury the aperture can be further comprised after the step of forming the metal layer.

In addition, the method of the present invention may further comprise the step of forming a second metal layer after the step of burying the aperture. The metal layer can be formed through two deposition processes, firstly deposited at a first temperature, and secondly at a second temperature. The first temperature should be lower than the second temperature.

There is provided another embodiment of the present invention comprising the steps of: forming an insulating layer on a semiconductor substrate; forming an aperture on the insulating layer; forming a first diffusion barrier film on the insulating layer, on the substrate exposed by the aperture, and on the inner sidewalls of the aperture; plasma irradiating a surface of the first diffusion barrier film formed on the sidewalls of the aperture; forming a second diffusion barrier film on the plasma-irradiated first diffusion barrier film; forming a metal layer all over the substrate where the second diffusion barrier film is formed; and burying the aperture by performing a heat treatment on the metal layer.

The metal layer can be subsequently formed without breaking a vacuum after the second diffusion barrier film is formed. In addition, a step of forming a second metal layer can be further comprised after the step of forming
5 the metal layer.

Further, a heat treatment can be performed after the step of forming the second diffusion barrier film. And, a heat treatment can be performed after the step of plasma irradiating a surface of the first diffusion barrier film.
10

According to a still further aspect of the present invention, there is provided a method for forming a wire of a semiconductor device comprising the steps of: forming an insulating layer on a semiconductor substrate; forming an aperture on the insulating layer; forming a first diffusion barrier film on the insulating layer, on the substrate exposed by the aperture, and on the inner sidewalls of the aperture; plasma irradiating a surface of the first diffusion barrier film formed on the sidewalls of the aperture; forming a second diffusion barrier film on the plasma-irradiated first diffusion barrier film; and performing a high temperature sputtering all over the substrate where the second diffusion barrier film is formed so as to bury the aperture.
15
20

Since an initial deposition characteristic of an aluminum atom is excellent, the metal layer, i.e., an aluminum film is formed on the smooth diffusion barrier film such that an aluminum film is uniformly and continuously deposited to have an excellent step coverage.
25

Accordingly, a contact hole having a high step coverage can be effectively buried, thereby to enhance a reliability of a device.

5

Embodiments of the present invention will now be described by way of example with reference to the accompanying drawings, in which:

FIGs. 1, 2 and 3 are section views showing the various problems of a conventional buried wiring structure;

10

FIG. 4 illustrates an initial nucleation of an aluminum film when aluminum is deposited on the diffusion barrier film shown in FIGs. 1-3;

15

FIG. 5 illustrates a wire layer structure of an embodiment of a semiconductor device of the present invention and the initial nucleation of a metal layer on the sidewall of an aperture;

20

FIGs. 6A-6D illustrate Embodiment 1 of a method for forming a wire layer of a semiconductor device of the present invention, wherein FIGs. 6B and 6C include an enlarged view showing the surface of the diffusion barrier film formed on the sidewall of the aperture;

FIGs. 7A-7C are section views illustrating Embodiment 2 of a method for forming a wire layer of a semiconductor device of the present invention;

25

FIGs. 8A-8C are section views illustrating Embodiment 3 of a method for forming a wire layer of a semiconductor device of the present invention;

FIGs. 9A-9C are section views illustrating Embodiment

5 of a method for forming a wire layer of a semiconductor device of the present invention, wherein FIG. 9A includes an enlarged view showing the surface of the diffusion barrier film formed on the sidewall of the aperture;

5 FIGS. 10A-10C are section views illustrating Embodiment 6 of a method for forming a wire layer of a semiconductor device of the present invention, and

10 FIGS. 11 and 12 are SEM photos of a TiN surface which is plasma-irradiated according to the present invention and a conventional TiN surface which is not plasma-irradiated, respectively.

15 The structure of an embodiment of a metal wiring layer of a semiconductor device according to the present invention will be explained with reference to FIG. 5. (To simplify explanation of the present invention, a gate region is not shown and explanation thereof has been omitted.)

20 Referring to FIG. 5, an impurity diffusion region 33 which will become a source/drain region is formed on a semiconductor substrate 31. The impurity can be either N⁺ or P⁺ type and a field oxide film (not shown) can be formed to the right and left of the impurity diffusion region. Here, impurity diffusion region 33 formed in semiconductor substrate 31 is merely an embodiment of a silicon layer suitable for accomplishing the object of the present invention, which is to provide a contact hole buried structure for burying an upper conductive layer in a silicon layer in a lower portion of an aperture, e.g.,

contact hole or via hole. For example, impurity diffusion region 33 formed in the semiconductor substrate can be replaced by a lower conductive layer (not shown), for example, a polysilicon layer formed on an arbitrary lower structure atop the semiconductor substrate. The embodiment of a contact hole buried structure (described later) can be applied to the via hole buried structure formed on the lower conductive layer.

An insulating layer 35 having an aperture (contact hole) for exposing the impurity diffusion region is formed on the resultant structure. Insulating layer 35 consists of insulating materials, for example, silicon oxide. The aperture may be a contact hole for exposing impurity diffusion region 33 or a via hole for exposing a lower conductive layer, for example, polysilicon.

Then, a diffusion barrier film 37 is formed. The diffusion barrier film 37 can be a TiN layer formed on a Ti layer (not shown). The Ti layer is formed on the inside surface of the aperture, on impurity diffusion region 33 exposed by the aperture and on insulating layer 35. The diffusion barrier film 37 can also be a Ti layer.

Then, aluminum is deposited on the resultant structure by a sputtering method, thereby to form a metal layer 41 for burying the aperture.

In FIG. 5, an initial nucleation of the metal layer is shown in a detailed view of the diffusion barrier film and metal layer formed on the sidewall of the aperture. Here, a smooth diffusion barrier film 37 without having grain

boundaries is formed on the sidewall of the aperture. An initial deposition characteristic of the aluminum atoms on the sidewall of diffusion barrier film 37 is excellent. In other words, a nucleation of an aluminum film occurs uniformly due to the uniform TiN grain or smooth surface of TiN film. Accordingly, the aluminum film is deposited uniformly and continuously, different from a conventional technique.

Embodiment 1

FIGS. 6A-6D are section views illustrating embodiment 1 of a method for forming an embodiment of a wire layer of a semiconductor device of the present invention, with FIGs. 6B and 6C including enlarged views showing a surface of the diffusion barrier film formed on the inner sidewalls of the aperture.

FIG. 6A shows the step of forming insulating layer 35 having an aperture on semiconductor substrate 31.

A field oxide film (not shown) is formed on semiconductor substrate 31 by a general LOCOS method, and an N⁺ or P⁺ type impurity is implanted on semiconductor substrate 31 between field oxide films, thereby to form impurity diffusion region 33 for forming a source/drain region. Here, the process of forming the field oxide film is arbitrary, and the impurity diffusion region can be replaced by an arbitrary silicon layer, for example, polysilicon, according to the object of the present invention.

An insulating material, for example, silicon oxide

(SiO_2), is deposited on the resultant structure by a general CVD method, thereby to form an insulating material layer. The insulating material layer is formed to a thickness of $0.8\mu\text{m}$ to $1.6\mu\text{m}$ by employing a borophosphorous silicate glass (BPSG). Subsequently, a photoresist pattern (not shown) for forming an aperture is formed on the insulating material layer. Then, using the photoresist pattern as an etching mask, the insulating material layer is etched until impurity diffusion region 33 is exposed, thereby to form insulating layer 35 having an aperture.

FIG. 6B shows the step of forming diffusion barrier film 37 all over the substrate where the aperture is formed.

Diffusion barrier film 37 is formed all over insulating layer 35, inside an aperture 36 and on the exposed surface of semiconductor substrate 31. In more detail, Ti is deposited to a thickness of 200\AA to 300\AA by a sputtering method in an argon atmosphere at 2mTorr to form a Ti layer, and titanium nitride is deposited to a thickness of 300\AA to 500\AA by a sputtering method under the condition where an amount of argon gas is $30\text{-}50\text{sccm}$ and an amount of nitrogen is $50\text{-}85\text{sccm}$ so as to form diffusion barrier film 37. The deposition speed is approximately 500\AA per minute when the Ti layer is deposited. In addition, the substrate temperature is 200° when Ti or TiN is deposited.

Specifically, when the Ti layer or TiN is deposited, a collimation technique can be employed. The size of the collimator is $5/8"$ and the aspect ratio is 1.5:1. In

addition, the TiN layer formed on the sidewalls of the aperture has a rough surface in the sidewalls of the contact hole where a relatively small number of the sputtered atoms are formed, as shown in the enlarged view
5 of FIG. 6B.

FIG. 6C shows the step of plasma irradiating the surface of TiN layer 37.

Surface of TiN layer 37 is eroded by employing an argon plasma, and the plasma irradiating is performed using
10 an ECR(electron cyclotron resonance) plasma, RF plasma or a magnetron-enhanced plasma device.

In more detail, during the plasma irradiation employing the argon plasma, the surface of the TiN layer is eroded through a collision between the TiN layer formed on the sidewalls and an argon ion (Ar^+) or through absorption of a momentum of an argon ion in TiN layer. As a result, TiN layer 39b having a smooth surface without having grain boundaries and TiN layer 39a having a rough surface are formed.
15

First, a plasma irradiating employing ECR plasma will be explained.
20

Surface of TiN layer 37 is plasma-irradiated at the state where an RF bias of approximately 50V is applied by employing ECR plasma. In more detail, the ECR plasma device performs the process under a condition where microwave power is 1kW (magnetron frequency: 2.45GHz), an argon pressure is 5mTorr and a substrate temperature is room ambient. The TiN layer is etched approximately by 30Å when
25

a standard oxide film (SiO_2) is etched by 100Å. Specifically when the ECR plasma device is employed, advantageously a small bias may be applied to a substrate and a surface treatment effect can be increased by adding hydrogen.

5

Now, plasma-irradiation by employing an RF or magnetron-enhanced plasma device will be explained.

10

The sputtering device performs a plasma irradiating under a condition where frequency is 13.56MHz, bias voltage is 960V, an argon atmosphere is 7mTorr and substrate temperature is 200°C. Here, the sputter etching by plasma irradiating is performed by having 100Å of oxide film (SiO_2) as a standard. The effect is the same when an etching is performed for an standard oxide film exceeding 100Å. The rough surface of the TiN grains on the sidewalls of the aperture is eroded, thereby forming a TiN layer with a smooth surface, as shown in the enlarged view of FIG. 6C.

15

FIG. 6D shows the step of forming metal layer 41 for burying an aperture.

20

In more detail, aluminum is deposited on the inner sidewalls of the aperture and impurity diffusion region 33 exposed by the aperture by a sputtering method, thereby to form metal layer 41 for burying the aperture. Here, deposition of metal layer 41 is performed under a condition where a deposition temperature is 200°C, an argon pressure is 4mTorr and a deposition speed is 50 to 150Å per second. It is more desirable to control the deposition speed to 125Å per second. As described above, since the nucleation of an aluminum layer formed on a smooth TiN layer occurs

25

uniformly, a deposition characteristic and step coverage are enhanced.

In the meantime, to obtain better step coverage, aluminum is firstly deposited under a condition where the 5 temperature is below 100°C and deposition speed is 50Å to 150Å per second. Then, the aluminum is deposited at a temperature higher than 200°C and at a higher deposition speed of 100Å to 150Å per second. Here, an excellent step coverage at a low temperature and an atom mobility 10 improvement at a high temperature can be simultaneously obtained.

Embodiment 2

FIGs. 7A-7C are section views of embodiment 2 of a method for forming a wire layer of a semiconductor device 15 of the present invention. Embodiment 2 is the same as embodiment 1 except the step of forming a metal layer at a low temperature and performing a vacuum heat treatment. Here, like elements are denoted by the same reference numerals as those of embodiment 1. Also, the first steps 20 performed in embodiment 2 are the same as those corresponding to FIGs. 6A-6C in embodiment 1.

FIG. 7A shows the step of forming a first metal layer 43a. In more detail, a first metal layer 43a consisting of aluminum or an aluminum alloy (for example, Al-Si-Cu) is 25 formed on the inner sidewalls of an aperture, on a substrate exposed by the aperture and on a diffusion barrier film. First metal layer 43a is formed by employing a DC magnetron device under a condition where the

temperature is lower than 200°C (desirably, low temperature of 25°C), the degree of vacuum is below 5.0E-7 Torr (more desirably, below 5.0E-8 Torr) and deposition speed is 100Å per second. When first metal layer 43a is formed, low pressure sputtering or collimation can be employed under a condition where working pressure is below 2mTorr in order to reduce an overhang phenomenon at the top of the aperture.

FIG. 7B shows the step of performing a heat treatment on first metal layer 43a. Here, first metal layer 43a formed on the aperture is vacuum-heat-treated by means of raising the temperature of the DC magnetron device or transferring the substrate to a chamber having a high temperature. In more detail, the vacuum heat treatment is performed in such a way that first metal layer 43a is heat-treated for two minutes without a vacuum break under a condition where the temperature is 50% to 90% of a melting point of the aluminum alloy, for example, above 450°C, and in an argon or reduction atmosphere below 10mTorr, thereby to move the atoms of the aluminum alloy which is sputtered at a low temperature. As a result, the aperture is buried as shown in FIG. 7B so as to form the buried first metal layer 43b. Here, the temperature of the heat treatment can be lowered as the degree of vacuum is enhanced when deposition or vacuum heat treatment is performed.

FIG. 7C shows the step of forming second metal layer 47 on the buried first metal layer 43b. In more detail, a second metal layer 47 is formed by using the same material

as that of first metal layer 43a on the buried first metal layer 43b. However, the step of forming second metal layer 47 may be unnecessary in the case where the overhang phenomenon occurs less because first metal layer 43a is 5 formed to a desired thickness and heat-treated so as to bury the aperture.

Embodiment 3

FIGS. 8A-8C are section views of embodiment 3 of a method for forming a wire layer of a semiconductor device 10 of the present invention. Embodiment 3 is the same as embodiment 2 except that first metal layers 43c and 43d are formed by firstly depositing a metal material at a temperature below 200°C and secondly at a temperature above 400°C. Here, like elements are denoted by the same 15 reference numerals as those of embodiment 2. Also, the first steps performed in embodiment 3 are the same as those corresponding to FIGS. 6A-6C in embodiment 1.

FIG. 8A shows the step of forming first metal layers 43c and 43d. Here, first metal layers 43c and 43d consisting of Al-Si-Cu are formed on the sidewalls of an aperture, on the substrate exposed by the aperture and on a diffusion barrier film. In more detail, first metal layers 43c and 43d are formed through the following process. Aluminum or an aluminum alloy (for example, Al-Si- 20 Cu) is firstly deposited to a thickness of less than half of the desired thickness at a temperature of 200°C or below, and an aluminum alloy of Al-Si-Cu is secondly deposited at a desirable temperature of 450°C. Here, the 25

deposition speed has to be lower than 100Å per second at a low temperature, i.e., 200°C or below, and 150Å per second at a high temperature, i.e., 400°C or above.

FIG. 8B shows the step of performing a heat treatment 5 on first metal layers 43c and 43d. In more detail, first metal layers 43c and 43d formed on the aperture is vacuum-heat-treated by means of raising the temperature of a DC magnetron device or transferring the substrate to a chamber having a high temperature. Surface atoms of aluminum move 10 due to such vacuum heat treatment, and thus the aperture is buried as shown in FIG. 8B so as to form the buried first metal layer 43e. Here, the temperature of the heat treatment can be lowered as the degree of vacuum is enhanced when deposition or vacuum heat treatment is 15 performed.

FIG. 8C shows the step of forming a second metal layer 49 on the buried first metal layer 43b. In more detail, second metal layer 49 is formed by using the same material as that of first metal layers 43c and 43d on the buried first metal layer 43e. The step of forming second metal layer 49 may be unnecessary because first metal layer 43b can be formed to a desired thickness and heat-treated so as to bury the aperture.

Embodiment 4

25 Embodiment 4 is the same as embodiment 3 except that a second vacuum heat treatment is performed after the second metal layer is formed in embodiment 3. In more detail, the process steps of embodiment 3 are performed in

sequence, and a second vacuum heat treatment is performed subsequently. The second vacuum heat treatment is performed at a temperature of the first vacuum heat treatment, for example, 450°C. Or, the second vacuum heat treatment is 5 performed at a low temperature of the first vacuum heat treatment.

Embodiment 5

FIGs. 9A-9C are section views showing embodiment 5 of a method for forming a wire layer of a semiconductor device 10 of the present invention, wherein FIG. 9A includes an enlarged view showing a surface of a diffusion barrier film formed on the sidewall of the aperture. Embodiment 5 is the same as embodiments 3 and 4 except that a second diffusion barrier film is formed prior to forming a first metal 15 layer. Here, like elements are denoted by the same reference numerals as those of embodiment 4. Also, the first steps performed in embodiment 5 are the same as those corresponding to FIGs. 6A-6C in embodiment 1.

FIG. 9A shows the step of forming a second diffusion 20 barrier film 42 and a first metal layer 43f.

After the step corresponding to FIG. 6C is performed, the first diffusion barrier film is heat-treated in a nitrogen atmosphere of 450°C, thereby to enhance the thermal endurance of the diffusion barrier film. Such an 25 enhancement in thermal endurance results from an oxygen stuffing effect and silicidation in the Ti layer formed under the TiN layer. In other words, when Ti in under the TiN layer reacts with the aluminum formed later, Al_xTi is

formed. Thus, junction spiking occurs at a temperature of 450°C due to silicon and Al₃Ti having a high solubility. Accordingly, a reaction between Ti and Si produces TiSi₂/TiN structure, thereby to enhance thermal endurance of the diffusion barrier film. In addition, a first diffusion barrier film, i.e., TiN, keeps a smooth surface on the sidewalls of the aperture after heat-treatment is performed.

Then, second diffusion barrier film 42 is formed by 10 depositing Ti or TiN to a thickness of 100Å to 200Å on the sidewalls of the aperture, on the substrate exposed by the aperture and on the first diffusion barrier film, in order to enhance a wettability of aluminum film. Specifically, 15 TiN grain, i.e., second diffusion barrier film 42, is formed into extremely small and regular size on the smooth surface of the sidewall of the aperture.

First metal layer 43f consisting of aluminum or an aluminum alloy, i.e., Al-Si-Cu, is formed. Since the TiN grain is formed of extremely small and regular size on the 20 smooth surface of the sidewalls of the aperture, a initial nucleation of the first metal layer occurs uniformly, and an excellent step coverage can be formed. First metal layer 43f can be formed through two steps as in embodiments 3 and 4.

FIG. 9B shows the step of performing heat treatment on 25 first metal layer 43f.

In more detail, first metal layer 43f formed on the aperture is vacuum-heat-treated. Surface atoms of an

aluminum film move to the aperture and are buried due to the vacuum heat treatment as shown in FIG. 9B, thereby to form a buried first metal layer 43g. Since the buried first metal layer 43g exhibits uniform nucleation in an early stage of an aluminum deposition and has an excellent step coverage, a burying characteristic is enhanced when heat-treatment is performed. As a result, the reliability in a semiconductor device can be enhanced.

Besides the above-described burying method employing a heat treatment following the formation of the first metal layer, the buried first metal layer can be formed by a high temperature sputtering at a temperature exceeding 400°C.

FIG. 9C shows the step of forming a second metal layer 51 on the buried first metal layer 43g.

In more detail, second metal layer 51 is formed on the buried first metal layer 43g by using the same material as that of first metal layer 43g. However, in the case where the overhang phenomenon occurs less, the step of forming second metal layer 51 may be unnecessary because first metal layer 43g may be formed to a desired thickness and heat-treated so as to bury the aperture.

Embodiment 6

FIGs. 10A-10C are section views showing embodiment 6 of a method for forming a wire layer of a semiconductor device of the present invention. Embodiment 6 is the same as embodiments 2 to 5 except that, after a first metal layer is formed by CVD method, the first metal layer is vacuum heat-treated, or an aluminum alloy is sputtered on

the first metal layer and vacuum heat-treated, so as to bury an aperture. Here, like elements are denoted by the same reference numerals as those of embodiment 2. Also, the first steps performed in embodiment 6 are the same as those corresponding to FIGS. 6A-6C in embodiment 1.

FIG. 10A shows the step of forming a first metal layer 43h. First metal layer 43h consisting of aluminum is formed by a CVD method on the sidewalls of an aperture, on a substrate exposed by the aperture and on a diffusion barrier film. In more detail, the deposition of aluminum or an aluminum alloy can be performed by a common CVD method. For example, the deposition can be performed by using an organic metal compound, e.g., triisobutyl aluminum (TIBA) or dimethyl aluminum hydride ((CH₃)₂AlH: DMAH), as a source. When deposition is performed by using TIBA, a cold-wall-type apparatus is employed to maintain a vapor temperature below 90°C, and desirably at 84-86°C, when the TIBA is introduced. In addition, inert gas, for example, argon, is bubbled and used as a carrier gas. Here, the desirable flow speed of the argon gas is approximately 71 per minute. The deposition temperature at a thermal decomposition of the TIBA is approximately 250°C, which is not desirable because the deposition speed is high. Since the deposition speed decreases as the temperature is lowered, the deposition can be performed at a lower temperature in order to reduce the deposition speed. Under such conditions, the deposition speed is approximately 1,000Å per minute, and the aluminum is deposited approximately for one minute by employing TIBA

for a contact hole size of $0.2\mu\text{m}$.

As an alternative method, first metal layer 43h is deposited by using an aluminum hydrogen, for example, DMAH, etc. At this time, the aluminum hydrogen is preserved at a low temperature and the deposition is performed at a temperature exceeding 50°C in order to prevent a thermal decomposition of the aluminum hydrogen. The temperature of the source can be controlled by employing an inert gas, i.e., argon. In addition, the temperature of the substrate is lowered or an amount of the source is decreased so as to reduce a deposition speed. In the deposition method employing an aluminum hydrogen, deposition temperature can be lowered by using a suitable source. The deposition is performed in a reactive chamber where the pressure is 0.01 - 10Torr and temperature is 50 - 150°C . Since first metal layer 43h is formed by the CVD method on the smooth surface of the TiN formed on the sidewalls of the aperture, an excellent step coverage is achieved, as shown in FIG. 10A.

FIG. 10B shows the step of burying an aperture by performing a heat treatment on first metal layer 43h. In more detail, first metal layer 43h formed on the aperture is vacuum-heat-treated without breaking the vacuum, or an aluminum alloy, for example, Al-Si-Cu, is sputtered on the first metal layer 43h and vacuum heat-treated. Surface atoms of the aluminum film move due to the vacuum heat treatment so as to bury the aperture as shown in FIG. 10B, thereby forming the buried first metal layer 43i. Here, the temperature of the heat treatment can be lowered as the

degree of vacuum increases when a deposition or vacuum heat treatment is performed.

Meanwhile, if the second metal layer is formed to a thickness of half the aperture size when the second metal layer is formed by the CVD method, the aperture can be buried without having a seam or void. Thus, the aperture can be buried without performing the vacuum heat treatment. If the seam or void is generated, it can be removed by subsequent vacuum heat treatment. Accordingly, the vacuum heat treatment is optional.

FIG. 10C shows the step of forming second metal layer 53 on the buried first metal layer 43i. In more detail, second metal layer 53 is formed by using the same material as that of first metal layer 43i on the buried first metal layer 43i by a sputtering method. Alternatively, the same material as that of first metal layer 43i is sputtered on the buried first metal layer 43i so as to form second metal layer 53 which will be vacuum-heat-treated. The step of forming second metal layer 53 may be unnecessary because first metal layer 43h can be formed to a desired thickness and heat-treated so as to bury the aperture.

Comparative example

FIGs. 11 and 12 are SEM photos of a TiN surface which is plasma-irradiated according to the present invention and a conventional TiN surface which is not plasma-irradiated, respectively. In FIG. 11, the surface of the TiN is smooth and has no grain boundaries. In FIG. 12, the surface of the TiN of a conventional technique is rough.

According to the present invention, since an initial deposition characteristic of aluminum atoms is excellent, an aluminum film of the metal layer is formed uniformly and continuously. Thus, an aluminum film of the metal layer 5 formed on the sidewall of the smooth diffusion barrier film has a good step coverage. Therefore, a contact hole having a high aspect ratio can be effectively buried without producing a void therein, thereby to enhance the reliability of a manufactured device.

10 It is understood by those skilled in the art that the foregoing description refers to preferred embodiments of the disclosed device and that various changes and modifications may be made in the invention without departing from the scope thereof.

CLAIMS:

1. A wiring structure of a semiconductor device comprising:

a semiconductor substrate;

5 an insulating layer on said semiconductor substrate which has an aperture therein;

a diffusion barrier film which has a smooth surface on sidewalls of said aperture, and

a metal layer on said diffusion barrier film.

10 2. A wiring structure of a semiconductor device comprising:

a semiconductor substrate;

an insulating layer on said semiconductor substrate which has an aperture therein;

15 a diffusion barrier film which has a smooth surface on sidewalls of said aperture, and

a metal layer buried in said aperture where said diffusion barrier film is formed.

20 3. A wiring structure according to claim 1 or 2, wherein said diffusion barrier film is of a refractory metal.

4. A wiring structure of a semiconductor device according to claim 3, wherein said refractory metal is Ti.

25 5. A wiring structure according to claims 1 or 2, wherein said diffusion barrier film is of a refractory metal compound.

6. A wiring structure according to claim 5, wherein said refractory metal is TiN.

7. A wiring structure according to any preceding claim, wherein said aperture is a contact hole for exposing an impurity diffusion region of said semiconductor substrate.

5 8. A wiring structure according to any of claims 1 to 6, wherein said aperture is a via hole for exposing a lower conductive layer.

10 9. A wiring structure of a semiconductor device substantially as herein described with reference to Figure 5 with or without reference to any of Figures 6A to 6D, 7A to 7C, 8A to 8C, 9A to 9C and 10A to 10C of the accompanying drawings.

15 10. A method for forming a wiring structure of a semiconductor device comprising the steps of:

15 (a) forming an insulating layer on a semiconductor substrate;

15 (b) forming an aperture in said insulating layer;

20 (c) forming a diffusion barrier film on said insulating layer, on the substrate exposed by said aperture and on the inner sidewalls of said aperture;

20 (d) plasma irradiating the surface of the diffusion barrier film formed on the inner sidewalls of said aperture, and

25 (e) forming a metal layer on said plasma-irradiated diffusion barrier film.

11. A method for forming a wiring structure of a semiconductor device according to claim 10, wherein plasma is formed using one selected from the group consisting of

an ECR plasma device using an inert gas, an RF plasma device and a magnetron-enhanced plasma device.

5 12. A method for forming a wiring structure of a semiconductor device according to claim 11, wherein a plasma effect is increased by adding hydrogen to said inert gas.

10 13. A method for forming a wiring structure of a semiconductor device according to any of claims 10 to 12, wherein said metal layer is formed by a CVD method.

15 14. A method for forming a wiring structure of a semiconductor device according to any of claims 10 to 13, further comprising the step of performing a heat treatment after said step (c).

20 15. A method for forming a wiring structure of a semiconductor device according to any of claims 10 to 14, further comprising the step of performing a heat treatment so as to bury said aperture after said step (e).

25 16. A method for forming a wiring structure of a semiconductor device according to claim 15, further comprising the step of forming a second metal layer after said step of burying said aperture.

17. A method for forming a wiring structure of a semiconductor device according to any of claims 10 to 16, wherein said metal layer is formed through two process, firstly at a first temperature, and secondly at a second temperature.

18. A method for forming a wiring structure of a semiconductor device according to claim 17, wherein said

first temperature is lower than said second temperature.

19. A method for forming a wiring structure of a semiconductor device comprising the steps of:

5 (a) forming an insulating layer on a semiconductor substrate;

(b) forming an aperture in said insulating layer;

(c) forming a first diffusion barrier film on said insulating layer, on the substrate exposed by said aperture, and on the inner sidewalls of said aperture;

10 (d) plasma irradiating a surface of the first diffusion barrier film formed on the sidewalls of said aperture;

(e) forming a second diffusion barrier film on said etched first diffusion barrier film;

15 (f) forming a metal layer all over the substrate where said second diffusion barrier film is formed, and

(g) burying said aperture by performing a heat treatment on said metal layer.

20 21. A method for forming a wiring structure of a semiconductor device according to claim 19, wherein said metal layer is formed without breaking a vacuum after said step (e).

25 22. A method for forming a wiring structure of a semiconductor device according to claims 18 or 20, further comprising the step of forming a second metal layer after said step (f).

23 24. A method for forming a wiring structure of a semiconductor device according to any of claims 18 to 21,

further comprising a step of performing a heat treatment after said step (e).

5 23. A method for forming a wiring structure of a semiconductor device according to any of claims 18 to 22, further comprising a step of performing a heat treatment after said step (d).

24. A method for forming a wire of a semiconductor device comprising the steps of:

10 forming an insulating layer on a semiconductor substrate;

 forming an aperture in said insulating layer;

15 forming a first diffusion barrier film on said insulating layer, on the substrate exposed by said aperture, and on the inner sidewalls of said aperture;

 plasma irradiating a surface of the first diffusion barrier film formed on the sidewalls of said aperture;

 forming a second diffusion barrier film on said etched first diffusion barrier film, and

20 performing a high temperature sputtering all over the substrate where said second diffusion barrier film is formed so as to bury said aperture.

25 25. A method for forming a wiring structure of a semiconductor device substantially as herein described with reference to Figure 5 with or without reference to any of Figures 6A to 6D, 7A to 7C, 8A to 8C, 9A to 9C and 10A to 10C of the accompanying drawings.

26. A semiconductor device comprising a wiring structure as claimed in any of claims 1 to 9.

Patents Act 1977
 Examiner's report to the Comptroller under Section 17 -35-
 (The Search report)

Application number
 GB 9511567.1

Relevant Technical Fields		Search Examiner S J MORGAN
(i) UK Cl (Ed.N)	H1K (KHAAB)	
(ii) Int Cl (Ed.6)	H01L	Date of completion of Search 22 AUGUST 1995
Databases (see below)		Documents considered relevant following a search in respect of Claims :-
(i) UK Patent Office collections of GB, EP, WO and US patent specifications.		1 TO 8, 10 TO 24, 26
(ii) ONLINE: WPI		

Categories of documents

- | | | | |
|----|---|----|---|
| X: | Document indicating lack of novelty or of inventive step. | P: | Document published on or after the declared priority date but before the filing date of the present application. |
| Y: | Document indicating lack of inventive step if combined with one or more other documents of the same category. | E: | Patent document published on or after, but with priority date earlier than, the filing date of the present application. |
| A: | Document indicating technological background and/or state of the art. | &: | Member of the same patent family; corresponding document. |

Category	Identity of document and relevant passages		Relevant to claim(s)
X	GB 2279498 A	(MITSUBISHI) see lines 6 to 10, page 8 in particular	1, 2, 5, 7, 8, 26
X	EP 0545602 A1	(SGS-THOMSON) see lines 46 to 57, column 4 in particular	1, 2, 5 to 8, 10, 26
X	US 5232871	(INTEL) see line 28, column 7 to line 50, column 8	1, 2, 5 to 8, 10, 26
X	US 4994410	(MOTOROLA) see lines 33 to 39, column 4 in particular	1, 10, 13, 16, 26
X	JAPIO Abstract Accession No. 01969842 & JP 61-183942 (FUJITSU) 16 August 1986, see abstract		1, 2, 5 to 8, 10, 26

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.